
Barrel EMC L0 Input - High Tower
Entries 9e+08
High Tower
Trigger Patch
0
10
20
30
40
50
60
0
50
100
150
200
250
300
1
10
10^2
10^3
10^4
10^5
10^6


Barrel EMC L0 Input - Patch Sum
Entries 9e+08
Patch Sum
Trigger Patch
0
10
20
30
40
50
60
0
50
100
150
200
250
300
1
10
10^2
10^3
10^4
10^5
10^6


Endcap EMC L0 Input - High Tower
Entries 2.7e+08
High Tower
Trigger Patch
crate 3
crate 4
crate 5
crate 6
crate 1
crate 2


Endcap EMC L0 Input - Patch Sum
Entries 2.7e+08
Patch Sum
Trigger Patch
crate 3
crate 4
crate 5
crate 6
crate 1
crate 2


Barrel Jet Patches
Entries 5.4e+07
JP ADC
JP ID


Endcap Jet Patches
Entries 1.8e+07
JP ADC
JP ID


Hybrid Jet Patches
Entries 6000000
JP ADC
JP ID


Barrel EMC L1 Input - Low Eta Sum
Entries 1.08e+08
Low Eta Sum
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - Low Eta Sum
Entries 7157
Low Eta Sum - Simulated
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Eta Sum
Entries 1.08e+08
High Eta Sum
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Eta Sum
Entries 0
High Eta Sum - Simulated
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Tower Bits
Entries 1.08e+08
High Tower Bits
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Tower Bits
Entries 0
High Tower Bits - Simulated
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Endcap EMC L1 Input - Low Eta Sum
Entries 3.6e+07
Low Eta Sum
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - Low Eta Sum
Entries 0
Low Eta Sum - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Eta Sum
Entries 3.6e+07
High Eta Sum
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Eta Sum
Entries 0
High Eta Sum - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Tower Bits
Entries 3.6e+07
High Tower Bits
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Tower Bits
Entries 24
High Tower Bits - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


EMC L2 Input - JPX/JPA bits
Entries 2.4e+07
JPX/JPA bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
7310 5876 4996 3130 7028 4244 1394 1794
28398 21635 18227 10134 30123 14978 5677 6210
39783 32238 25379 16978 39242 28526 7881 8826
2.92451e+06 2.94025e+06 2.9514e+06 2.96976e+06 2.92461e+06 2.95225e+06 2.98505e+06 2.98317e+06


EMC L2 Input - JPX/JPA bits
Entries 6855
JPX/JPA bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
4389
2466


EMC L2 Input - JPY/JPB bits
Entries 2.4e+07
JPY/JPB bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
5400 5085 3444 2886 3056 5828 1236 1521
21416 20231 11929 10005 11095 24591 4811 5451
44047 36843 23804 21086 28015 37548 5664 6415
2.92914e+06 2.93784e+06 2.96082e+06 2.96602e+06 2.95783e+06 2.93203e+06 2.9883e+06 2.98661e+06


EMC L2 Input - JPY/JPB bits
Entries 6681
JPY/JPB bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
3550
3131


EMC L2 Input - JPZ/JPC bits
Entries 2.4e+07
JPZ/JPC bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
6897 6140 4674 5573 2337 3614 1480 1072
31407 26059 17070 25469 7182 13486 5676 4231
49832 40965 29168 37084 15373 24116 6864 5879
2.91166e+06 2.92684e+06 2.94093e+06 2.93187e+06 2.97511e+06 2.95878e+06 2.98598e+06 2.98882e+06


EMC L2 Input - JPZ/JPC bits
Entries 0
JPZ/JPC bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - Partial JP Sum
Entries 2.4e+07
Partial JP Sum
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - Partial JP Sum
Entries 0
Partial JP Sum - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT01 bits/Partial JP ID
Entries 2.4e+07
HT01 bits/Partial JP ID
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT01 bits/Partial JP ID
Entries 0
HT01 bits/Partial JP ID - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT23 bits
Entries 2.4e+07
HT23 bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT23 bits
Entries 0
HT23 bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


DAQ10k HT bits
Entries 251695


DAQ10k HT bits errors
Entries 0


TPC Readout Mask (simulated)
Entries 448205


BunchId7Bit (all events)
Entries3000000


Abort-gaps
Entries 2612


!Yellow-Fill
Entries 93740


MIX-TF001
Entries 1.26e+08
TOF MULT
TOF tray


MIX-TF002
Entries 1.26e+08
TOF MULT
TOF tray


MIX-TF003
Entries 1.26e+08
TOF MULT
TOF tray


MIX-TF004
Entries 1.26e+08
TOF MULT
TOF tray


MIX-TF005
Entries 1.26e+08
TOF MULT
TOF tray


MIX-TF006
Entries 1.26e+08
TOF MULT
TOF tray


MIX-TF101
Entries 1.8e+07
TOF MULT
DSM Input Channel
TF001
TF002
TF003
TF004
TF005
TF006


L1-TF201
Entries 3000000
TOF total mult


L1-TF201
Entries 1.8e+07
Threshold bits
1.98434e+06
1.98243e+06
1.99714e+06
1.97935e+06
1.9582e+06
1.87765e+06
1.01566e+06
1.01757e+06
1.00286e+06
1.02065e+06
1.0418e+06
1.12235e+06
TF001
TF002
TF003
TF004
TF005
TF006
TOF sector


BBQ-BB001 (BBC east small tiles ADC)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-BB001 (BBC east small tiles TAC)
Entries 4.8e+07
TAC
QT Input Channel


BBQ-BB002 (BBC west small tiles ADC)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-BB002 (BBC west small tiles TAC)
Entries 4.8e+07
TAC
QT Input Channel


BBQ-BB003 (BBC E+W large tiles ADC)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-BB003 (BBC E+W large tiles TAC)
Entries 4.8e+07
TAC
QT Input Channel


BBQ-ZD001 (ZDC TOWER)
Entries 4.8e+07
ADC


BBQ-ZD001 (ZDC TOWER)
Entries 4.8e+07
TAC


BBQ-VP001 (LO threshold)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-VP001 (LO threshold)
Entries 4.8e+07
TAC
QT Input Channel


BBQ-VP002 (LO threshold)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-VP002 (LO threshold)
Entries 4.8e+07
TAC
QT Input Channel


BBQ-VP003 (HI threshold)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-VP003 (HI threshold)
Entries 4.8e+07
TAC
QT Input Channel


BBQ-VP004 (HI threshold)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-VP004 (HI threshold)
Entries 4.8e+07
TAC
QT Input Channel


Entries 3000000
TOF Mult
BBC-L-East ADC Sum


Entries 3000000
TOF Mult
BBC-L-West ADC Sum


Entries 3000000
TOF Mult
BBC-S-East ADC Sum


Entries 3000000
TOF Mult
BBC-S-West ADC Sum


Entries 3000000
TOF Mult
VPD-East ADC Sum


Entries 3000000
TOF Mult
VPD-West ADC Sum


Entries 3000000
TOF Mult
ZDC-East ADC Sum Att


Entries 3000000
TOF Mult
ZDC-West ADC Sum Att


Entries 3000000
BBC-L-East ADC Sum
BBC-S-East ADC Sum


Entries 3000000
BBC-L-West ADC Sum
BBC-S-West ADC Sum


Entries 3000000
BBC-L-East ADC Sum
VPD-East ADC Sum


Entries 3000000
BBC-L-West ADC Sum
VPD-West ADC Sum


Entries 3000000
BBC-L-East ADC Sum
ZDC-East ADC Sum Att


Entries 3000000
BBC-L-West ADC Sum
ZDC-West ADC Sum Att


Entries 3000000
BBC-S-East ADC Sum
VPD-East ADC Sum


Entries 3000000
BBC-S-West ADC Sum
VPD-West ADC Sum


Entries 3000000
BBC-S-East ADC Sum
ZDC-East ADC Sum Att


Entries 3000000
BBC-S-West ADC Sum
ZDC-West ADC Sum Att


Entries 3000000
VPD-East ADC Sum
ZDC-East ADC Sum Att


Entries 3000000
VPD-West ADC Sum
ZDC-West ADC Sum Att


Entries 3000000
BBC-L-East ADC Sum
BBC-L-West ADC Sum


Entries 3000000
BBC-S-East ADC Sum
BBC-S-West ADC Sum


Entries 3000000
VPD East ADC Sum
VPD West ADC Sum


Entries 3000000
ZDC East ADC Sum Att
ZDC West ADC Sum Att


Entries 3000000
BBC-L TAC Diff
BCC-S TAC Diff
Entries 3000000
BBC-L TAC Diff
VPD TAC Diff
Entries 3000000
BBC-L TAC Diff
ZDC TAC Diff
Entries 3000000
BBC-S TAC Diff
VPD TAC Diff
Entries 3000000
BBC-S TAC Diff
ZDC TAC Diff
Entries 3000000
VPD TAC Diff
ZDC TAC Diff


ZDC-TAC-E
Entries 102665
Mean 248.7
RMS 39.3


ZDC-TAC-W
Entries 79565
Mean 219.7
RMS 37.87


ZDC-TAC-DIFF = 1024 + ZDC-TAC-E - ZDC-TAC-W
Entries 5693
Mean 524.4
RMS 24.04


BBCsmall-TAC-E
Entries 2734899
Mean 1504
RMS 235.6


BBCsmall-TAC-W
Entries 2784227
Mean 1547
RMS 232.5


BBCsmall-TAC-DIFF = 4096 + BBCsmall-TAC-E - BBCsmall-TAC-W
Entries 2590510
Mean 4051
RMS 290.9


BBClarge-TAC-E
Entries 2814313
Mean 1477
RMS 331.6


BBClarge-TAC-W
Entries 2854870
Mean 1496
RMS 329.4


BBClarge-TAC-DIFF = 4096 + BBClarge-TAC-E - BBClarge-TAC-W
Entries 2721051
Mean 4076
RMS 425


VPD-TAC-E
Entries 2020957
Mean 1339
RMS 174


VPD-TAC-W
Entries 1931899
Mean 1440
RMS 170.5


VPD-TAC-DIFF = 4096 + VPD-TAC-E - VPD-TAC-W
Entries 1547839
Mean 3989
RMS 137.6


Input to QT1 crate (south-top)
Entries 4.719846e+07
ADC
channel


Input to QT3 crate (north-top)
Entries 2.539458e+07
ADC
channel


Input to QT2 crate (south-bottom)
Entries 2.901367e+07
ADC
channel


Input to QT4 crate (north-bottom)
Entries 3.315995e+07
ADC
channel


Input to FMS L0 DSM
Entries 1.44e+08
QT8(0) sum
QT board


Input to FMS L0 DSM
Entries 78434
QT8(0) sum - simulated
QT board


Input to FMS L0 DSM
Entries 1.44e+08
QT8(1) sum
QT board


Input to FMS L0 DSM
Entries 88153
QT8(1) sum - simulated
QT board


Input to FMS L0 DSM
Entries 1.44e+08
QT8(2) sum
QT board


Input to FMS L0 DSM
Entries 2175540
QT8(2) sum - simulated
QT board


Input to FMS L0 DSM
Entries 1.44e+08
QT8(3) sum
QT board


Input to FMS L0 DSM
Entries 2929411
QT8(3) sum - simulated
QT board


Input to FMS L0 DSM
Entries 1.44e+08
HT ADC
QT board


Input to FMS L0 DSM
Entries 340199
HT ADC - simulated
QT board


Input to FMS L0 DSM
Entries 1.44e+08
HT ID
QT board


Input to FMS L0 DSM
Entries 3359661
HT ID - simulated
QT board


Input to FMS L1 DSM
Entries 3.6e+07
sumD
DSM board


Input to FMS L1 DSM
Entries 0
sumD - simulated
DSM board


Input to FMS L1 DSM
Entries 3.6e+07
sumC
DSM board


Input to FMS L1 DSM
Entries 27856
sumC - simulated
DSM board


Input to FMS L1 DSM
Entries 3.6e+07
sumBC
DSM board


Input to FMS L1 DSM
Entries 0
sumBC - simulated
DSM board


Input to FMS L1 DSM
Entries 3.6e+07
sumB
DSM board


Input to FMS L1 DSM
Entries 5391
sumB - simulated
DSM board


Input to FMS L1 DSM
Entries 3.6e+07
sumCD
DSM board


Input to FMS L1 DSM
Entries 53048
sumCD - simulated
DSM board


Input to FMS L1 DSM
Entries 3.6e+07
sumA
DSM board


Input to FMS L1 DSM
Entries 0
sumA - simulated
DSM board


Input to FMS L1 DSM
Entries 3.6e+07
FMS L1 HT bits
DSM board


Input to FMS L1 DSM
Entries 0
FMS L1 HT bits - simulated
DSM board


Input to FPD L2 DSM
Entries 3.6e+07
quadrant sum
SMALL-ST
SMALL-S
SMALL-SB
SMALL-NT
SMALL-N
SMALL-NB
LARGE-ST
LARGE-S
LARGE-SB
LARGE-NT
LARGE-N
LARGE-NB


Input to FPD L2 DSM
Entries 25
quadrant sum - simulated
SMALL-ST
SMALL-S
SMALL-SB
SMALL-NT
SMALL-N
SMALL-NB
LARGE-ST
LARGE-S
LARGE-SB
LARGE-NT
LARGE-N
LARGE-NB


Input to FPD L2 DSM
Entries 9000000
CL bits
12445
5128
161536
132173
57201
276673
166398
68832
2.56179e+06
2.68898e+06
2.86884e+06
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 180
CL bits - simulated
4
3
4
10
114
45
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 9000000
HT bits
34134
218187
73726
75180
189617
128139
52435
2.70107e+06
2.65367e+06
2.87384e+06
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 0
HT bits - simulated
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 1.8e+07
jet patch sum (no FMS-LED)
0
10
20
30
40
50
60
ST
SB
NT
NB
S
N
1
10
10^2
10^3
10^4
10^5
10^6


Input to FE001 QT board
Entries 9.6e+07
ADC
channel


Input to FE002 QT board
Entries 9.6e+07
ADC
channel


Input to FE003 QT board
Entries 9.6e+07
ADC
channel


Input to FE004 QT board
Entries 9.6e+07
ADC
channel


Input to FPE L1 DSM
Entries 1.2e+07
ADC sum
4000
3500
3000
2500
2000
1500
1000
500
0
FE001
FE002
FE003
FE004
10
10
10
10
10
10
1

TF201 0-15 (ch0)



TF201 0-15 (ch0)



VT201 0-15 (ch1)



VT201 0-15 (ch1)



Unused (ch2)





EM201 0-15 (ch3)



EM201 0-15 (ch3)



RAT board (ch4)





FP201 0-15 (ch5)



FP201 0-15 (ch5)



ST201 0-15 (ch6)





Unused (ch7)