
Barrel EMC L0 Input - High Tower
Entries 9e+08
High Tower
Trigger Patch
0
10
20
30
40
50
60
0
50
100
150
200
250
300
1
10
10^2
10^3
10^4
10^5
10^6


Barrel EMC L0 Input - Patch Sum
Entries 9e+08
Patch Sum
Trigger Patch
0
10
20
30
40
50
60
0
50
100
150
200
250
300
1
10
10^2
10^3
10^4
10^5
10^6


Endcap EMC L0 Input - High Tower
Entries 2.7e+08
High Tower
Trigger Patch
crate 3
crate 4
crate 5
crate 6
crate 1
crate 2


Endcap EMC L0 Input - Patch Sum
Entries 2.7e+08
Patch Sum
Trigger Patch
crate 3
crate 4
crate 5
crate 6
crate 1
crate 2


Barrel Jet Patches
Entries 5.4e+07
JP ADC
JP ID


Endcap Jet Patches
Entries 1.8e+07
JP ADC
JP ID


Hybrid Jet Patches
Entries 6000000
JP ADC
JP ID


Barrel EMC L1 Input - Low Eta Sum
Entries 1.08e+08
Low Eta Sum
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - Low Eta Sum
Entries 7342
Low Eta Sum - Simulated
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Eta Sum
Entries 1.08e+08
High Eta Sum
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Eta Sum
Entries 0
High Eta Sum - Simulated
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Tower Bits
Entries 1.08e+08
High Tower Bits
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Tower Bits
Entries 0
High Tower Bits - Simulated
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Endcap EMC L1 Input - Low Eta Sum
Entries 3.6e+07
Low Eta Sum
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - Low Eta Sum
Entries 0
Low Eta Sum - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Eta Sum
Entries 3.6e+07
High Eta Sum
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Eta Sum
Entries 0
High Eta Sum - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Tower Bits
Entries 3.6e+07
High Tower Bits
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Tower Bits
Entries 40
High Tower Bits - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


EMC L2 Input - JPX/JPA bits
Entries 2.4e+07
JPX/JPA bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
8677 6457 5322 2150 5287 4388 1247 2602
30240 22110 18507 6318 21904 15072 5334 7118
40308 31992 24253 11036 27938 28215 6719 6783
2.92078e+06 2.93944e+06 2.95192e+06 2.8805e+06 2.94487e+06 2.95232e+06 2.8867e+06 2.8835e+06


EMC L2 Input - JPX/JPA bits
Entries 6880
JPX/JPA bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
4558
2322


EMC L2 Input - JPY/JPB bits
Entries 2.4e+07
JPY/JPB bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
6025 5322 3500 2273 2454 5633 1332 2173
22323 20698 11702 7888 8356 25103 4653 5944
40239 36930 22872 16876 21099 37070 5040 5935
2.93141e+06 2.93705e+06 2.96193e+06 2.97296e+06 2.96819e+06 2.93219e+06 2.98898e+06 2.96595e+06


EMC L2 Input - JPY/JPB bits
Entries 6759
JPY/JPB bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
3667
3092


EMC L2 Input - JPZ/JPC bits
Entries 2.4e+07
JPZ/JPC bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
4711 6362 4471 5227 2007 3487 1405 1255
16331 27917 16572 25143 6567 13471 5589 4217
26752 38620 27410 35102 14170 22959 6301 5403
2.95221e+06 2.9272e+06 2.95155e+06 2.93453e+06 2.97726e+06 2.96018e+06 2.98676e+06 2.98912e+06


EMC L2 Input - JPZ/JPC bits
Entries 0
JPZ/JPC bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - Partial JP Sum
Entries 2.4e+07
Partial JP Sum
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - Partial JP Sum
Entries 0
Partial JP Sum - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT01 bits/Partial JP ID
Entries 2.4e+07
HT01 bits/Partial JP ID
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT01 bits/Partial JP ID
Entries 0
HT01 bits/Partial JP ID - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT23 bits
Entries 2.4e+07
HT23 bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT23 bits
Entries 0
HT23 bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


DAQ10k HT bits
Entries 238963


DAQ10k HT bits errors
Entries 0


TPC Readout Mask (simulated)
Entries 425694


BunchId7Bit (all events)
Entries3000000


Abort-gaps
Entries 5249


!Yellow-Fill
Entries 94788


MIX-TF001
Entries 1.26e+08
TOF MULT
TOF tray


MIX-TF002
Entries 1.26e+08
TOF MULT
TOF tray


MIX-TF003
Entries 1.26e+08
TOF MULT
TOF tray


MIX-TF004
Entries 1.26e+08
TOF MULT
TOF tray


MIX-TF005
Entries 1.26e+08
TOF MULT
TOF tray


MIX-TF006
Entries 1.26e+08
TOF MULT
TOF tray


MIX-TF101
Entries 1.8e+07
TOF MULT
DSM Input Channel
TF001
TF002
TF003
TF004
TF005
TF006


L1-TF201
Entries 3000000
TOF total mult


L1-TF201
Entries 1.8e+07
Threshold bits
1.93735e+06
1.93187e+06
1.94191e+06
1.92434e+06
1.90314e+06
1.82445e+06
1.06265e+06
1.06813e+06
1.05809e+06
1.07566e+06
1.09686e+06
1.17555e+06
TF001
TF002
TF003
TF004
TF005
TF006
TOF sector


BBQ-BB001 (BBC east small tiles ADC)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-BB001 (BBC east small tiles TAC)
Entries 4.8e+07
TAC
QT Input Channel


BBQ-BB002 (BBC west small tiles ADC)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-BB002 (BBC west small tiles TAC)
Entries 4.8e+07
TAC
QT Input Channel


BBQ-BB003 (BBC E+W large tiles ADC)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-BB003 (BBC E+W large tiles TAC)
Entries 4.8e+07
TAC
QT Input Channel


BBQ-ZD001 (ZDC TOWER)
Entries 4.8e+07
ADC


BBQ-ZD001 (ZDC TOWER)
Entries 4.8e+07
TAC


BBQ-VP001 (LO threshold)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-VP001 (LO threshold)
Entries 4.8e+07
TAC
QT Input Channel


BBQ-VP002 (LO threshold)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-VP002 (LO threshold)
Entries 4.8e+07
TAC
QT Input Channel


BBQ-VP003 (HI threshold)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-VP003 (HI threshold)
Entries 4.8e+07
TAC
QT Input Channel


BBQ-VP004 (HI threshold)
Entries 4.8e+07
ADC
QT Input Channel


BBQ-VP004 (HI threshold)
Entries 4.8e+07
TAC
QT Input Channel


Entries 3000000
TOF Mult
BBC-L-East ADC Sum


Entries 3000000
TOF Mult
BBC-L-West ADC Sum


Entries 3000000
TOF Mult
BBC-S-East ADC Sum


Entries 3000000
TOF Mult
BBC-S-West ADC Sum


Entries 3000000
TOF Mult
VPD-East ADC Sum


Entries 3000000
TOF Mult
VPD-West ADC Sum


Entries 3000000
TOF Mult
ZDC-East ADC Sum Att


Entries 3000000
TOF Mult
ZDC-West ADC Sum Att


Entries 3000000
BBC-L-East ADC Sum
BBC-S-East ADC Sum


Entries 3000000
BBC-L-West ADC Sum
BBC-S-West ADC Sum


Entries 3000000
BBC-L-East ADC Sum
VPD-East ADC Sum


Entries 3000000
BBC-L-West ADC Sum
VPD-West ADC Sum


Entries 3000000
BBC-L-East ADC Sum
ZDC-East ADC Sum Att


Entries 3000000
BBC-L-West ADC Sum
ZDC-West ADC Sum Att


Entries 3000000
BBC-S-East ADC Sum
VPD-East ADC Sum


Entries 3000000
BBC-S-West ADC Sum
VPD-West ADC Sum


Entries 3000000
BBC-S-East ADC Sum
ZDC-East ADC Sum Att


Entries 3000000
BBC-S-West ADC Sum
ZDC-West ADC Sum Att


Entries 3000000
VPD-East ADC Sum
ZDC-East ADC Sum Att


Entries 3000000
VPD-West ADC Sum
ZDC-West ADC Sum Att


Entries 3000000
BBC-L-East ADC Sum
BBC-L-West ADC Sum


Entries 3000000
BBC-S-East ADC Sum
BBC-S-West ADC Sum


Entries 3000000
VPD East ADC Sum
VPD West ADC Sum


Entries 3000000
ZDC East ADC Sum Att
ZDC West ADC Sum Att


Entries 3000000
BBC-L TAC Diff
BCC-S TAC Diff
Entries 3000000
BBC-L TAC Diff
VPD TAC Diff
Entries 3000000
BBC-L TAC Diff
ZDC TAC Diff
Entries 3000000
BBC-S TAC Diff
VPD TAC Diff
Entries 3000000
BBC-S TAC Diff
ZDC TAC Diff
Entries 3000000
VPD TAC Diff
ZDC TAC Diff


ZDC-TAC-E
Entries 98921
Mean 245.6
RMS 32.5


ZDC-TAC-W
Entries 79156
Mean 220
RMS 27.57


ZDC-TAC-DIFF = 1024 + ZDC-TAC-E - ZDC-TAC-W
Entries 5428
Mean 523.8
RMS 19.14


BBCsmall-TAC-E
Entries 2708622
Mean 1502
RMS 217.4


BBCsmall-TAC-W
Entries 2756770
Mean 1554
RMS 204.7


BBCsmall-TAC-DIFF = 4096 + BBCsmall-TAC-E - BBCsmall-TAC-W
Entries 2569759
Mean 4043
RMS 272.5


BBClarge-TAC-E
Entries 2783033
Mean 1477
RMS 329.2


BBClarge-TAC-W
Entries 2820032
Mean 1495
RMS 318.4


BBClarge-TAC-DIFF = 4096 + BBClarge-TAC-E - BBClarge-TAC-W
Entries 2682069
Mean 4077
RMS 425.3


VPD-TAC-E
Entries 2067676
Mean 1339
RMS 141.4


VPD-TAC-W
Entries 1991622
Mean 1444
RMS 128.6


VPD-TAC-DIFF = 4096 + VPD-TAC-E - VPD-TAC-W
Entries 1645104
Mean 3987
RMS 110.9


Input to QT1 crate (south-top)
Entries 4.232219e+07
ADC
channel


Input to QT3 crate (north-top)
Entries 2.526281e+07
ADC
channel


Input to QT2 crate (south-bottom)
Entries 2.732766e+07
ADC
channel


Input to QT4 crate (north-bottom)
Entries 2.787677e+07
ADC
channel


Input to FMS L0 DSM
Entries 1.44e+08
QT8(0) sum
QT board


Input to FMS L0 DSM
Entries 71368
QT8(0) sum - simulated
QT board


Input to FMS L0 DSM
Entries 1.44e+08
QT8(1) sum
QT board


Input to FMS L0 DSM
Entries 80615
QT8(1) sum - simulated
QT board


Input to FMS L0 DSM
Entries 1.44e+08
QT8(2) sum
QT board


Input to FMS L0 DSM
Entries 2170784
QT8(2) sum - simulated
QT board


Input to FMS L0 DSM
Entries 1.44e+08
QT8(3) sum
QT board


Input to FMS L0 DSM
Entries 2934930
QT8(3) sum - simulated
QT board


Input to FMS L0 DSM
Entries 1.44e+08
HT ADC
QT board


Input to FMS L0 DSM
Entries 337736
HT ADC - simulated
QT board


Input to FMS L0 DSM
Entries 1.44e+08
HT ID
QT board


Input to FMS L0 DSM
Entries 3370497
HT ID - simulated
QT board


Input to FMS L1 DSM
Entries 3.6e+07
sumD
DSM board


Input to FMS L1 DSM
Entries 0
sumD - simulated
DSM board


Input to FMS L1 DSM
Entries 3.6e+07
sumC
DSM board


Input to FMS L1 DSM
Entries 18458
sumC - simulated
DSM board


Input to FMS L1 DSM
Entries 3.6e+07
sumBC
DSM board


Input to FMS L1 DSM
Entries 0
sumBC - simulated
DSM board


Input to FMS L1 DSM
Entries 3.6e+07
sumB
DSM board


Input to FMS L1 DSM
Entries 4916
sumB - simulated
DSM board


Input to FMS L1 DSM
Entries 3.6e+07
sumCD
DSM board


Input to FMS L1 DSM
Entries 51269
sumCD - simulated
DSM board


Input to FMS L1 DSM
Entries 3.6e+07
sumA
DSM board


Input to FMS L1 DSM
Entries 0
sumA - simulated
DSM board


Input to FMS L1 DSM
Entries 3.6e+07
FMS L1 HT bits
DSM board


Input to FMS L1 DSM
Entries 0
FMS L1 HT bits - simulated
DSM board


Input to FPD L2 DSM
Entries 3.6e+07
quadrant sum
SMALL-ST
SMALL-S
SMALL-SB
SMALL-NT
SMALL-N
SMALL-NB
LARGE-ST
LARGE-S
LARGE-SB
LARGE-NT
LARGE-N
LARGE-NB


Input to FPD L2 DSM
Entries 3746
quadrant sum - simulated
SMALL-ST
SMALL-S
SMALL-SB
SMALL-NT
SMALL-N
SMALL-NB
LARGE-ST
LARGE-S
LARGE-SB
LARGE-NT
LARGE-N
LARGE-NB


Input to FPD L2 DSM
Entries 9000000
CL bits
10925
5132
145378
110549
56593
255805
144661
69639
2.59882e+06
2.73386e+06
2.86864e+06
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 193
CL bits - simulated
2
6
12
6
111
56
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 9000000
HT bits
32943
184113
72044
73639
184031
114101
52990
2.70939e+06
2.70179e+06
2.87497e+06
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 1460
HT bits - simulated
514
664
282
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 1.8e+07
jet patch sum (no FMS-LED)
0
10
20
30
40
50
60
ST
SB
NT
NB
S
N
1
10
10^2
10^3
10^4
10^5
10^6


Input to FE001 QT board
Entries 9.6e+07
ADC
channel


Input to FE002 QT board
Entries 9.6e+07
ADC
channel


Input to FE003 QT board
Entries 9.6e+07
ADC
channel


Input to FE004 QT board
Entries 9.6e+07
ADC
channel


Input to FPE L1 DSM
Entries 1.2e+07
ADC sum
4000
3500
3000
2500
2000
1500
1000
500
0
FE001
FE002
FE003
FE004
10
10
10
10
10
10
1

TF201 0-15 (ch0)



TF201 0-15 (ch0)



VT201 0-15 (ch1)



VT201 0-15 (ch1)



Unused (ch2)





EM201 0-15 (ch3)



EM201 0-15 (ch3)



RAT board (ch4)





FP201 0-15 (ch5)



FP201 0-15 (ch5)



ST201 0-15 (ch6)





Unused (ch7)