
Barrel EMC L1 Input - Low Eta Sum
Entries 720000
Low Eta Sum
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - Low Eta Sum
Entries 0
Low Eta Sum - Simulated
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Eta Sum
Entries 720000
High Eta Sum
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Eta Sum
Entries 0
High Eta Sum - Simulated
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Tower Bits
Entries 720000
High Tower Bits
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Tower Bits
Entries 0
High Tower Bits - Simulated
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Endcap EMC L1 Input - Low Eta Sum
Entries 240000
Low Eta Sum
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - Low Eta Sum
Entries 20000
Low Eta Sum - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Eta Sum
Entries 240000
High Eta Sum
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Eta Sum
Entries 20000
High Eta Sum - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Tower Bits
Entries 240000
High Tower Bits
EE101
EE102
20000
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Tower Bits
Entries 20000
High Tower Bits - Simulated
EE101
EE102
20000
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


EMC L2 Input - JPX/JPA bits
Entries 160000
JPX/JPA bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
20000


EMC L2 Input - JPX/JPA bits
Entries 0
JPX/JPA bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - JPY/JPB bits
Entries 160000
JPY/JPB bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
20000


EMC L2 Input - JPY/JPB bits
Entries 0
JPY/JPB bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - JPZ/JPC bits
Entries 160000
JPZ/JPC bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
20000


EMC L2 Input - JPZ/JPC bits
Entries 0
JPZ/JPC bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - Partial JP Sum
Entries 160000
Partial JP Sum
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - Partial JP Sum
Entries 0
Partial JP Sum - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT01 bits/Partial JP ID
Entries 160000
HT01 bits/Partial JP ID
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT01 bits/Partial JP ID
Entries 0
HT01 bits/Partial JP ID - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT23 bits
Entries 160000
HT23 bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT23 bits
Entries 0
HT23 bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


BunchId7Bit (BHT3)
Entries 20000
$10^4$
$10^3$
$10^2$
0
20
40
60
80
100
120


BunchId7Bit (all events)
Entries 20000
$10^4$
$10^3$
$10^2$
0
20
40
60
80
100
120


BunchId7Bit (JP1)
Entries 20000
$10^4$
$10^3$
$10^2$
0
20
40
60
80
100
120


BunchId7Bit (JP2||AJP)
Entries 20000
$10^4$
$10^3$
$10^2$
0
20
40
60
80
100
120


Barrel EMC L0 Input - High Tower
Entries 6000000
High Tower
Trigger Patch
0
10
20
30
40
50
60
0
50
100
150
200
250
300
1
10
$10^2$
$10^3$
$10^4$


Barrel EMC L0 Input - Patch Sum
Entries 6000000
Patch Sum
Trigger Patch
0
10
20
30
40
50
60
0
50
100
150
200
250
300
1
10
$10^2$
$10^3$
$10^4$


Endcap EMC L0 Input - High Tower
Entries 1800000
High Tower
crate 3
crate 4
crate 5
crate 6
crate 1
crate 2
Trigger Patch


Endcap EMC L0 Input - Patch Sum
Entries 1800000
Patch Sum
crate 3
crate 4
crate 5
crate 6
crate 1
crate 2
Trigger Patch


Endcap Jet Patches
Entries 120000
JP ADC
JP ID


Hybrid Jet Patches
Entries 40000
JP ADC
JP ID


MIX-TF001
Entries 840000
TOF MULT
TOF tray


MIX-TF002
Entries 840000
TOF MULT
TOF tray


MIX-TF003
Entries 840000
TOF MULT
TOF tray


MIX-TF004
Entries 840000
TOF MULT
TOF tray


MIX-TF005
Entries 840000
TOF MULT
TOF tray


MIX-TF006
Entries 840000
TOF MULT
TOF tray


MIX-TF101
Entries 120000
TOF MULT
50
45
40
35
30
25
20
15
10
5
0
TF001
TF002
TF003
TF004
TF005
TF006
DSM Input Channel
$10^4$
$10^3$
$10^2$
10
1


L1-TF201
Entries 20000
$10^4$
$10^3$
$10^2$
10
1
0
200
400
600
800
1000
1200
1400
TOF total mult


L1-TF201
Entries 120000
Threshold bits
1
0
5385
10105
5032
5392
10111
4953
14615
9895
14968
14608
9889
15047
TF001
TF002
TF003
TF004
TF005
TF006
TOF sector
$10^4$


BBQ-BB001 (BBC east small tiles ADC)
Entries 320000
ADC
QT Input Channel


BBQ-BB001 (BBC east small tiles TAC)
Entries 320000
TAC
QT Input Channel


BBQ-BB002 (BBC west small tiles ADC)
Entries 320000
ADC
QT Input Channel


BBQ-BB002 (BBC west small tiles TAC)
Entries 320000
TAC
QT Input Channel


BBQ-BB003 (BBC E+W large tiles ADC)
Entries 320000
ADC
QT Input Channel


BBQ-BB003 (BBC E+W large tiles TAC)
Entries 320000
TAC
QT Input Channel


BBQ-ZD001 (ZDC TOWER)
Entries 320000
ADC


BBQ-ZD001 (ZDC TOWER)
Entries 320000
TAC


BBQ-VP001 (LO threshold)
Entries 320000
ADC
QT Input Channel


BBQ-VP001 (LO threshold)
Entries 320000
TAC
QT Input Channel


BBQ-VP002 (LO threshold)
Entries 320000
ADC
QT Input Channel


BBQ-VP002 (LO threshold)
Entries 320000
TAC
QT Input Channel


BBQ-VP003 (HI threshold)
Entries 320000
ADC
QT Input Channel


BBQ-VP003 (HI threshold)
Entries 320000
TAC
QT Input Channel


BBQ-VP004 (HI threshold)
Entries 320000
ADC
QT Input Channel


BBQ-VP004 (HI threshold)
Entries 320000
TAC
QT Input Channel


Entries 20000
TOF Mult
BBC-L-East ADC Sum


Entries 20000
TOF Mult
BBC-L-West ADC Sum


Entries 20000
TOF Mult
BBC-S-East ADC Sum


Entries 20000
TOF Mult
BBC-S-West ADC Sum


Entries 20000
TOF Mult
ZDC-East ADC Sum Att


Entries 20000
TOF Mult
ZDC-West ADC Sum Att


Entries 20000
BBC-L-East ADC Sum
BBC-S-East ADC Sum


Entries 20000
BBC-L-West ADC Sum
BBC-S-West ADC Sum


Entries 20000
BBC-L-East ADC Sum
ZDC-East ADC Sum Att


Entries 20000
BBC-L-West ADC Sum
ZDC-West ADC Sum Att


Entries 20000
BBC-S-East ADC Sum
ZDC-East ADC Sum Att


Entries 20000
BBC-S-West ADC Sum
ZDC-West ADC Sum Att


Entries 20000
BBC-L-East ADC Sum
BBC-L-West ADC Sum


Entries 20000
BBC-S-East ADC Sum
BBC-S-West ADC Sum


Entries 20000
ZDC East ADC Sum Att
ZDC West ADC Sum Att


Entries 20000
BBC-L TAC Diff
BCC-S TAC Diff
Entries 20000
BBC-L TAC Diff
VPD TAC Diff
Entries 20000
BBC-L TAC Diff
ZDC TAC Diff
Entries 20000
BBC-S TAC Diff
VPD TAC Diff
Entries 20000
BBC-S TAC Diff
ZDC TAC Diff
Entries 20000
VPD TAC Diff
ZDC TAC Diff


Input to QT1 crate
Entries 0
ADC
1000
800
600
400
200
0
0 50 100 150 200 250 300 350
channel


Input to QT2 crate
Entries 0
ADC
1000
800
600
400
200
0
0 50 100 150 200 250 300 350
channel


Input to QT3 crate
Entries 0
ADC
1000
800
600
400
200
0
0 50 100 150 200 250 300 350
channel


Input to QT4 crate
Entries 0
ADC
1000
800
600
400
200
0
0 50 100 150 200 250 300 350
channel


Input to FMS L0 DSM
Entries 960000
QT8(0) sum
QT board


Input to FMS L0 DSM
Entries 160000
QT8(0) sum - simulated
QT board


Input to FMS L0 DSM
Entries 960000
QT8(1) sum
QT board


Input to FMS L0 DSM
Entries 160000
QT8(1) sum - simulated
QT board


Input to FMS L0 DSM
Entries 960000
QT8(2) sum
QT board


Input to FMS L0 DSM
Entries 160000
QT8(2) sum - simulated
QT board


Input to FMS L0 DSM
Entries 960000
QT8(3) sum
QT board


Input to FMS L0 DSM
Entries 160000
QT8(3) sum - simulated
QT board


Input to FMS L0 DSM
Entries 960000
HT ADC
QT board


Input to FMS L0 DSM
Entries 160000
HT ADC - simulated
QT board


Input to FMS L0 DSM
Entries 960000
HT ID
QT board


Input to FMS L0 DSM
Entries 160000
HT ID - simulated
QT board


Input to FMS L1 DSM
Entries 240000
sumD
DSM board


Input to FMS L1 DSM
Entries 0
sumD - simulated
DSM board


Input to FMS L1 DSM
Entries 240000
sumC
DSM board


Input to FMS L1 DSM
Entries 0
sumC - simulated
DSM board


Input to FMS L1 DSM
Entries 240000
sumBC
DSM board


Input to FMS L1 DSM
Entries 0
sumBC - simulated
DSM board


Input to FMS L1 DSM
Entries 240000
sumB
DSM board


Input to FMS L1 DSM
Entries 0
sumB - simulated
DSM board


Input to FMS L1 DSM
Entries 240000
sumAB
DSM board


Input to FMS L1 DSM
Entries 0
sumAB - simulated
DSM board


Input to FMS L1 DSM
Entries 240000
sumA
DSM board


Input to FMS L1 DSM
Entries 0
sumA - simulated
DSM board


Input to FMS L1 DSM
Entries 240000
FMS L1 HT bits
DSM board


Input to FMS L1 DSM
Entries 0
FMS L1 HT bits - simulated
DSM board


Input to FPD L2 DSM
Entries 160000
quadrant sum
SMALL-ST
SMALL-SB
SMALL-NT
SMALL-NB
LARGE-ST
LARGE-SB
LARGE-NT
LARGE-NB


Input to FPD L2 DSM
Entries 80000
quadrant sum - simulated
SMALL-ST
SMALL-SB
SMALL-NT
SMALL-NB
LARGE-ST
LARGE-SB
LARGE-NT
LARGE-NB


Input to FPD L2 DSM
Entries 60000
CL bits
20000
20000
20000
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 20000
CL bits - simulated
20000
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 60000
HT bits
20000
20000
20000
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 20000
HT bits - simulated
20000
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 0
jet patch sum (no FMS-LED)
120
100
80
60
40
20
0
ST
SB
NT
NB


Input to FE001 QT board
Entries 640000
ADC
channel


Input to FE002 QT board
Entries 640000
ADC
channel


Input to FE003 QT board
Entries 640000
ADC
channel


Input to FE004 QT board
Entries 640000
ADC
channel

TF201 0-15 (ch0)




TF201 0-15 (ch0)




VT201 0-15 (ch1)




VT201 0-15 (ch1)




Unused (ch2)







EM201 0-15 (ch3)




EM201 0-15 (ch3)



**RAT board (ch4)**







**FP201 0-15 (ch5)**




**FP201 0-15 (ch5)**




**ST201 0-15 (ch6)**







**Unused (ch7)**