
Barrel EMC L1 Input - Low Eta Sum
Entries 7200000
Low Eta Sum
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - Low Eta Sum
Entries 0
Low Eta Sum - Simulated
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Eta Sum
Entries 7200000
High Eta Sum
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Eta Sum
Entries 0
High Eta Sum - Simulated
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Tower Bits
Entries 7200000
High Tower Bits
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Barrel EMC L1 Input - High Tower Bits
Entries 0
High Tower Bits - Simulated
BC101 BC102 BC103 BC104 BC105 BC106
DSM Input Channel


Endcap EMC L1 Input - Low Eta Sum
Entries 2400000
Low Eta Sum
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - Low Eta Sum
Entries 0
Low Eta Sum - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Eta Sum
Entries 2400000
High Eta Sum
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Eta Sum
Entries 0
High Eta Sum - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Tower Bits
Entries 2400000
High Tower Bits
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Tower Bits
Entries 0
High Tower Bits - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


EMC L2 Input - JPX/JPA bits
Entries 1600000
JPX/JPA bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
383 245 213 139 122 195 4 1
1016 826 680 579 506 663 7 10
1483 1247 1091 1071 1061 944 358 24
197118 197682 198016 198211 198311 198198 199631 199965


EMC L2 Input - JPX/JPA bits
Entries 0
JPX/JPA bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - JPY/JPB bits
Entries 1600000
JPY/JPB bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
242 177 165 142 152 197 376 2
687 554 581 471 726 685 532 7
1264 875 926 882 1095 1061 242 32
197607 198394 198328 198505 197227 198057 198850 199959


EMC L2 Input - JPY/JPB bits
Entries 0
JPY/JPB bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - JPZ/JPC bits
Entries 1600000
JPZ/JPC bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
210 180 163 137 184 182 3 4
603 564 572 488 739 707 458 8
961 922 977 984 1960 1278 403 42
198226 198334 198288 198391 197117 197833 199136 199946


EMC L2 Input - JPZ/JPC bits
Entries 0
JPZ/JPC bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - Partial JP Sum
Entries 1600000
Partial JP Sum
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - Partial JP Sum
Entries 0
Partial JP Sum - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT01 bits/Partial JP ID
Entries 1600000
HT01 bits/Partial JP ID
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT01 bits/Partial JP ID
Entries 0
HT01 bits/Partial JP ID - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT23 bits
Entries 1600000
HT23 bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - HT23 bits
Entries 0
HT23 bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


Last DSM Ch3 Input
Entries 3200000
LD301 Ch3
BHT0 BHT1 BHT2 BHT3 EHT2 EHT4 JP1 JP2 BJP1 BJP2 EJP1 EJP2 AJP BAJP EAJP JP0


Last DSM Ch3 Input
Entries 3
LD301 Ch3 - Simulated
BHT0 BHT1 BHT2 BHT3 EHT2 EHT4 JP1 JP2 BJP1 BJP2 EJP1 EJP2 AJP BAJP EAJP JP0


TCU bits
Entries 3200000
TCU bits
BIT1 BIT2 BHT-0 BHT-1 VPDMB EHT2 JP1 BBCMBLive-pre VPDMBLive-pre ZDCMB-pre ZDCpol MTD FMSfast FMSslow FMSled-FPE Zerobias


TCU bits
Entries 253061
TCU bits - Simulated
BIT1 BIT2 BHT-0 BHT-1 VPDMB EHT2 JP1 BBCMBLive-pre VPDMBLive-pre ZDCMB-pre ZDCpol MTD FMSfast FMSslow FMSled-FPE Zerobias


BunchId7Bit (BHT3)
Entries 2673


BunchId7Bit (all events)
Entries 200000


Barrel EMC L0 Input - High Tower
Entries 6e+07
High Tower
Trigger Patch
0
10
20
30
40
50
60
0
50
100
150
200
250
300
1
10
10^2
10^3
10^4
10^5


Barrel EMC L0 Input - Patch Sum
Entries 6e+07
Patch Sum
Trigger Patch
0
10
20
30
40
50
60
0
50
100
150
200
250
300
1
10
10^2
10^3
10^4
10^5


Endcap EMC L0 Input - High Tower
Entries 1.8e+07
High Tower
crate 3
crate 4
crate 5
crate 6
crate 1
crate 2
Trigger Patch


Endcap EMC L0 Input - Patch Sum
Entries 1.8e+07
Patch Sum
crate 3
crate 4
crate 5
crate 6
crate 1
crate 2
Trigger Patch


Barrel Jet Patches
Entries 3600000
JP ADC
JP ID


Endcap Jet Patches
Entries 1200000
JP ADC
JP ID


Hybrid Jet Patches
Entries 400000
JP ADC
JP ID


TF201 0-15 (ch0)
Entries 3200000
MTD ET ITE ITW TOFmult0 TOFmult1 TOFmult2 TOFmult3 TOFmult4 TOFsector0 TOFsector1 TOFsector2 TOFsector3 TOFsector4 TOFsector5


VT201 0-15 (ch1)
Entries 3200000
BBC-TAC BBC-E BBC-W BBC-L-TAC BBC-L-E BBC-L-W ZDC-TAC ZDC-E ZDC-W ZDC-UPC ZDC-EW Minimum-Bias Atomcules VPD-TAC VPD-E VPD-W


Unused (ch2)
Entries 3200000


EM201 0-15 (ch3)
Entries 3200000
BHT0 BHT1 BHT2 BHT3 EHT2 EHT4 JP1 JP2 BJP1 BJP2 EJP1 EJP2 AJP BAJP EAJP JP0


RAT board (ch4)
Entries 3200000
rat-0 rat-1 rat-2 rat-3 rat-4 rat-5 rat-6 rat-7 rat-8 rat-9 rat-10 rat-11 rat-12 rat-13 rat-14 rat-15


FP201 0-15 (ch5)
Entries 3200000
FMSsmallClusTh0 FMSsmallClusTh1 FMSsmallClusTh2 FMSsmallMulClusTh0 FMSsmallMulClusTh1 FMSsmallMulClusTh2 FMSsmallHT FMSlargeClusTh0 FMSlargeClusTh1 FMSlargeClusTh2 FMSlargeMulClusTh0 FMSlargeMulClusTh1 FMSlargeMulClusTh2 FMSlargeHT FPE


ST201 0-15 (ch6)
Entries 3200000
SpcTrgDetBit0 SpcTrgDetBit1 SpcTrgDetBit2 DetCrpBit0 DetCrpBit1 DetCrpBit2 DetCrpBit3 ZeroBias Random


Unused (ch7)
Entries 3200000


MIX-TF001
Entries 8400000
TOF MULT
TOF tray


MIX-TF002
Entries 8400000
TOF MULT
TOF tray


MIX-TF003
Entries 8400000
TOF MULT
TOF tray


MIX-TF004
Entries 8400000
TOF MULT
TOF tray


MIX-TF005
Entries 8400000
TOF MULT
TOF tray


MIX-TF006
Entries 8400000
TOF MULT
TOF tray


MIX-TF101
Entries 1200000
TOF MULT
500
400
300
200
100
0
TF001
TF002
TF003
TF004
TF005
TF006
DSM Input Channel
10^4
10^3
10^2
10
1


L1-TF201
Entries 200000
10^4
10^3
10^2
10
1
0
500
1000
1500
2000
2500
TOF total mult


L1-TF201
Entries 1200000
Threshold bits
1
0
133757
128606
114645
121377
108640
122461
66243
71394
85355
78623
91360
77539
TF001
TF002
TF003
TF004
TF005
TF006
TOF sector
10^5


BBQ-BB001 (BBC east small tiles ADC)
Entries 3200000
ADC
QT Input Channel


BBQ-BB001 (BBC east small tiles TAC)
Entries 3200000
TAC
QT Input Channel


BBQ-BB002 (BBC west small tiles ADC)
Entries 3200000
ADC
QT Input Channel


BBQ-BB002 (BBC west small tiles TAC)
Entries 3200000
TAC
QT Input Channel


BBQ-BB003 (BBC E+W large tiles ADC)
Entries 3200000
ADC
QT Input Channel


BBQ-BB003 (BBC E+W large tiles TAC)
Entries 3200000
TAC
QT Input Channel


BBQ-ZD001
Entries 3200000
ADC
QT Input Channel


BBQ-ZD001
Entries 3200000
TAC
QT Input Channel


BBQ-VP001 (LO threshold)
Entries 3200000
ADC
QT Input Channel


BBQ-VP001 (LO threshold)
Entries 3200000
TAC
QT Input Channel


BBQ-VP002 (LO threshold)
Entries 3200000
ADC
QT Input Channel


BBQ-VP002 (LO threshold)
Entries 3200000
TAC
QT Input Channel


BBQ-VP003 (HI threshold)
Entries 3200000
ADC
QT Input Channel


BBQ-VP003 (HI threshold)
Entries 3200000
TAC
QT Input Channel


BBQ-VP004 (HI threshold)
Entries 3200000
ADC
QT Input Channel


BBQ-VP004 (HI threshold)
Entries 3200000
TAC
QT Input Channel


Entries 200000
TOF Mult
BBC-L-East ADC Sum


Entries 200000
TOF Mult
BBC-L-West ADC Sum


Entries 200000
TOF Mult
BBC-S-East ADC Sum


Entries 200000
TOF Mult
BBC-S-West ADC Sum


Entries 200000
TOF Mult
ZDC-East ADC Sum Att


Entries 200000
TOF Mult
ZDC-West ADC Sum Att


Entries 200000
BBC-L-East ADC Sum
BBC-S-East ADC Sum


Entries 200000
BBC-L-West ADC Sum
BBC-S-West ADC Sum


Entries 200000
BBC-L-East ADC Sum
ZDC-East ADC Sum Att


Entries 200000
BBC-L-West ADC Sum
ZDC-West ADC Sum Att


Entries 200000
BBC-S-East ADC Sum
ZDC-East ADC Sum Att


Entries 200000
BBC-S-West ADC Sum
ZDC-West ADC Sum Att


Entries 200000
BBC-L-East ADC Sum
BBC-L-West ADC Sum


Entries 200000
BBC-S-East ADC Sum
BBC-S-West ADC Sum


Entries 200000
ZDC East ADC Sum Att
ZDC West ADC Sum Att


Entries 200000
BBC-L TAC Diff
BCC-S TAC Diff
Entries 200000
BBC-L TAC Diff
VPD TAC Diff
Entries 200000
BBC-L TAC Diff
ZDC TAC Diff
Entries 200000
BBC-S TAC Diff
VPD TAC Diff
Entries 200000
BBC-S TAC Diff
ZDC TAC Diff
Entries 200000
VPD TAC Diff
ZDC TAC Diff


Input to QT1 crate
Entries2800542
ADC
channel


Input to QT2 crate
Entries1895448
ADC
channel


Input to QT3 crate
Entries2226280
ADC
channel


Input to QT4 crate
Entries2664153
ADC
channel


Input to FMS L0 DSM
Entries 9600000
QT8(0) sum
QT board


Input to FMS L0 DSM
Entries 2
QT8(0) sum - simulated
QT board


Input to FMS L0 DSM
Entries 9600000
QT8(1) sum
QT board


Input to FMS L0 DSM
Entries 2
QT8(1) sum - simulated
QT board


Input to FMS L0 DSM
Entries 9600000
QT8(2) sum
QT board


Input to FMS L0 DSM
Entries 142500
QT8(2) sum - simulated
QT board


Input to FMS L0 DSM
Entries 9600000
QT8(3) sum
QT board


Input to FMS L0 DSM
Entries 186810
QT8(3) sum - simulated
QT board


Input to FMS L0 DSM
Entries 9600000
HT ADC
QT board


Input to FMS L0 DSM
Entries 2
HT ADC - simulated
QT board


Input to FMS L0 DSM
Entries 9600000
HT ID
QT board


Input to FMS L0 DSM
Entries 204658
HT ID - simulated
QT board


Input to FMS L1 DSM
Entries 2400000
sumD
DSM board


Input to FMS L1 DSM
Entries 0
sumD - simulated
DSM board


Input to FMS L1 DSM
Entries 2400000
sumC
DSM board


Input to FMS L1 DSM
Entries 0
sumC - simulated
DSM board


Input to FMS L1 DSM
Entries 2400000
sumBC
DSM board


Input to FMS L1 DSM
Entries 0
sumBC - simulated
DSM board


Input to FMS L1 DSM
Entries 2400000
sumB
DSM board


Input to FMS L1 DSM
Entries 8572
sumB - simulated
DSM board


Input to FMS L1 DSM
Entries 2400000
sumAB
DSM board


Input to FMS L1 DSM
Entries 12791
sumAB - simulated
DSM board


Input to FMS L1 DSM
Entries 2400000
sumA
DSM board


Input to FMS L1 DSM
Entries 0
sumA - simulated
DSM board


Input to FMS L1 DSM
Entries 2400000
FMS L1 HT bits
DSM board


Input to FMS L1 DSM
Entries 0
FMS L1 HT bits - simulated
DSM board


Input to FPD L2 DSM
Entries 1600000
quadrant sum
SMALL-ST
SMALL-SB
SMALL-NT
SMALL-NB
LARGE-ST
LARGE-SB
LARGE-NT
LARGE-NB


Input to FPD L2 DSM
Entries 2567
quadrant sum - simulated
SMALL-ST
SMALL-SB
SMALL-NT
SMALL-NB
LARGE-ST
LARGE-SB
LARGE-NT
LARGE-NB


Input to FPD L2 DSM
Entries 600000
CL bits
64503
1626
12787
819
297
1628
3250
630
1459
131428
197447
184126
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 0
CL bits - simulated
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 600000
HT bits
67782
2765
16322
132218
197235
183678
SMALL
LARGE-S
LARGE-N


Input to FPD L2 DSM
Entries 0
HT bits - simulated
SMALL
LARGE-S
LARGE-N


Input to FPD L3 DSM
Entries 3200000
bit
FMS-HT-TH0
FMS-HT-TH1
FMS-SML-CLUSTER-TH0
FMS-SML-CLUSTER-TH1
FMS-SML-CLUSTER-TH2
FMS-LRG-CLUSTER-TH0
FMS-LRG-CLUSTER-TH1
FMS-LRG-CLUSTER-TH2
FMS-JP-TH0
FMS-JP-TH1
FMS-JP-TH2
FMS-DIJET
FPE


Input to FPD L3 DSM
Entries 0
bit - simulated
FMS-HT-TH0
FMS-HT-TH1
FMS-SML-CLUSTER-TH0
FMS-SML-CLUSTER-TH1
FMS-SML-CLUSTER-TH2
FMS-LRG-CLUSTER-TH0
FMS-LRG-CLUSTER-TH1
FMS-LRG-CLUSTER-TH2
FMS-JP-TH0
FMS-JP-TH1
FMS-JP-TH2
FMS-DIJET
FPE


Input to FPD L2 DSM
Entries 800000
jet patch sum
0
20
40
60
80
100
120
ST
SB
NT
NB
1
10
10^2
10^3
10^4
10^5


Input to FE001 QT board
Entries6400000
ADC
channel


Input to FE002 QT board
Entries6400000
ADC
channel


Input to FE003 QT board
Entries6400000
ADC
channel


Input to FE004 QT board
Entries6400000
ADC
channel


Input to FPE L1 DSM
Entries 800000
ADC sum
FE001
FE002
FE003
FE004


Input to FPE L1 DSM
Entries 537584
ADC sum - simulated
FE001
FE002
FE003
FE004


Input to FPD L2 DSM
Entries 400000
FPE bits
200000
200000
FPE-1
FPE-2


Input to FPD L2 DSM
Entries 0
FPE bits - simulated
FPE-1
FPE-2