
Barrel EMC L1 Input - Low Eta Sum
Entries 3600000
Low Eta Sum
BC101
BC102
BC103
BC104
BC105
BC106
DSM Input Channel


Barrel EMC L1 Input - Low Eta Sum
Entries 0
Low Eta Sum - Simulated
BC101
BC102
BC103
BC104
BC105
BC106
DSM Input Channel


Barrel EMC L1 Input - High Eta Sum
Entries 3600000
High Eta Sum
BC101
BC102
BC103
BC104
BC105
BC106
DSM Input Channel


Barrel EMC L1 Input - High Eta Sum
Entries 0
High Eta Sum - Simulated
BC101
BC102
BC103
BC104
BC105
BC106
DSM Input Channel


Barrel EMC L1 Input - High Tower Bits
Entries 3600000
High Tower Bits
BC101
BC102
BC103
BC104
BC105
BC106
DSM Input Channel


Barrel EMC L1 Input - High Tower Bits
Entries 0
High Tower Bits - Simulated
BC101
BC102
BC103
BC104
BC105
BC106
DSM Input Channel


Endcap EMC L1 Input - Low Eta Sum
Entries 1200000
Low Eta Sum
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - Low Eta Sum
Entries 0
Low Eta Sum - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Eta Sum
Entries 1200000
High Eta Sum
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Eta Sum
Entries 0
High Eta Sum - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Tower Bits
Entries 1200000
High Tower Bits
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


Endcap EMC L1 Input - High Tower Bits
Entries 0
High Tower Bits - Simulated
EE101
EE102
EE001 EE002-LO EE002-HI EE003 EE004 EE005-LO EE005-HI EE006 EE007 EE008-LO EE008-HI EE009


EMC L2 Input - JPX/JPA bits
Entries 800000
JPX/JPA bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
100000 100000 100000 99999 100000 100000 100000 100000


EMC L2 Input - JPX/JPA bits
Entries 0
JPX/JPA bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - JPY/JPB bits
Entries 800000
JPY/JPB bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
100000 100000 100000 100000 100000 100000 100000 100000


EMC L2 Input - JPY/JPB bits
Entries 0
JPY/JPB bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - JPZ/JPC bits
Entries 800000
JPZ/JPC bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
100000 100000 100000 100000 99999 100000 100000 100000


EMC L2 Input - JPZ/JPC bits
Entries 0
JPZ/JPC bits - Simulated
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102


EMC L2 Input - Partial JP Sum
Entries 800000
Partial JP Sum
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
EMC L2 Input - Partial JP Sum
Entries 0
Partial JP Sum - Simulated
DSM Input Channel


EMC L2 Input - HT01 bits/Partial JP ID
Entries 800000
HT01 bits/Partial JP ID
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
EMC L2 Input - HT01 bits/Partial JP ID
Entries 0
HT01 bits/Partial JP ID - Simulated
DSM Input Channel


EMC L2 Input - HT23 bits
Entries 800000
HT23 bits
DSM Input Channel
BC101 BC102 BC103 BC104 BC105 BC106 EE101 EE102
EMC L2 Input - HT23 bits
Entries 0
HT23 bits - Simulated
DSM Input Channel


Last DSM Ch3 Input
Entries 1500000
LD301 Ch3
BHT0 BHT1 BHT2 BHT3 EHT2 EHT4 JP1 JP2 BJP1 BJP2 EJP1 EJP2 AJP BAJP EAJP


Last DSM Ch3 Input
Entries 0
LD301 Ch3 - Simulated
BHT0 BHT1 BHT2 BHT3 EHT2 EHT4 JP1 JP2 BJP1 BJP2 EJP1 EJP2 AJP BAJP EAJP


TCU bits
Entries 1600000
BIT1 BIT2 BHT-0 BHT-1 VPDMB EHT2 JP1 BBCMBLive-pre VPDMBLive-pre ZDCMB-pre ZDCpol MTD FMSfast FMSslow FMSled-FPE Zerobias


TCU bits
Entries 153654
TCU bits - Simulated
BIT1 BIT2 BHT-0 BHT-1 VPDMB EHT2 JP1 BBCMBLive-pre VPDMBLive-pre ZDCMB-pre ZDCpol MTD FMSfast FMSslow FMSled-FPE Zerobias


Barrel EMC L0 Input - High Tower
Entries 3e+07
High Tower
Trigger Patch
0
10
20
30
40
50
60
0
50
100
150
200
250
300
1
10
$10^2$
$10^3$
$10^4$
$10^5$


Barrel EMC L0 Input - Patch Sum
Entries 3e+07
Patch Sum
Trigger Patch
0
10
20
30
40
50
60
0
50
100
150
200
250
300
1
10
$10^2$
$10^3$
$10^4$
$10^5$


Endcap EMC L0 Input - High Tower
Entries 9000000
High Tower
crate 3
crate 4
crate 5
crate 6
crate 1
crate 2
Trigger Patch


Endcap EMC L0 Input - Patch Sum
Entries 9000000
Patch Sum
crate 3
crate 4
crate 5
crate 6
crate 1
crate 2
Trigger Patch


Barrel Jet Patches
Entries 1800000
JP ADC
JP ID


Endcap Jet Patches
Entries 600000
JP ADC
JP ID


Hybrid Jet Patches
Entries 200000
JP ADC
JP ID


TF201 0-15 (ch0)
Entries 1600000


VT201 0-15 (ch1)
Entries 1600000
BBC-TAC-small
BBCE-small
BBCW-small
BBC-TAC-large
BBCE-large
BBCW-large
ZDC-TAC
ZDCE
ZDCW
ZDCE-Front
ZDCE-Back
ZDCW-Front
ZDCW-Back
VPD-TAC
VPDE
VPDW


TF201 16-31 (ch2)
Entries 1600000


EM201 0-15 (ch3)
Entries 1600000
BHT0
BHT1
BHT2
BHT3
EHT2
EHT4
JP1
JP2
BJP1
BJP2
EJP1
EJP2
AJP
BAJP
EAJP


RAT board (ch4)
Entries 1600000
TTLIN 6
TTLIN 0
GLINKIN 1
GLINKIN 2
GLINKIN 3
GLINKIN 4
GLINKIN 5
GLINKIN 6
GLINKIN 7
TTLIN 0


FP201 0-15 (ch5)
Entries 1600000
FMS-small(0)
FMS-small(1)
FMS-small(2)
FMS-s-multi(0)
FMS-s-multi(1)
FMS-s-multi(2)
FMS-small-HT
FMS-large(0)
FMS-large(1)
FMS-large(2)
FMS-l-multi(0)
FMS-l-multi(1)
FMS-l-multi(2)
FMS-large-HT
FPE
Unused


ST201 0-15 (ch6)
Entries 1600000
Special trigger(0)
Special trigger(1)
Special trigger(2)
detector making request(0)
detector making request(1)
detector making request(2)
detector making request(3)
RAT board 0
RAT board 1
RAT board 2
BBC MB (VT201/0)
zero bias
random


Unused (ch7)
Entries 1600000